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ABSTRACT 
 
Recent advances in manipulating single electron spins in quantum dots have brought us close to the 
realization of classical logic gates based on representing binary bits in spin polarizations of single 
electrons. Here, we show that a linear array of three quantum dots, each containing a single spin polarized 
electron, and with nearest neighbor exchange coupling, acts as the universal NAND gate.  The energy 
dissipated during switching this gate is the Landauer-Shannon limit of kTln(1/pi) [T = ambient 
temperature and pi = intrinsic gate error probability]. With present day technology, pi = 10-9 is achievable 
above 1 K temperature. Even with this small intrinsic error probability, the energy dissipated during 
switching the NAND gate is only ~ 21 kT, while today’s nanoscale transistors dissipate about 40,000 – 
50,000   kT  when they switch. 
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1. Introduction 
 
The primary threat to continued downscaling of electronic devices envisioned in Moore’s law1 is 
excessive energy dissipation that takes place when a device switches between logic levels. If electronic 
devices are shrunk relentlessly without concomitantly reducing energy dissipation, thermal management 
on a chip will ultimately fail resulting in chip meltdown. Conventional devices have a fundamental 
drawback in this regard since they typically encode digital information using charge (or voltage/current 
levels determined by charge). Charge is a scalar quantity that has only a magnitude. Therefore, binary 
logic bits 0 and 1 must be demarcated by a difference in the magnitude of the charge representing the bit. 
Switching between bits would mandate changing this magnitude, which invariably involves current flow 
and associated power dissipation of I2R (I=current and R=resistance in the path of the current). There is no 
way to avoid this dissipation. 
 
Spin, on the other hand, is a pseudo vector that has both a magnitude and a polarization. The polarization 
can be made bistable by placing the electron in a dc magnetic field, so that only two polarizations – 
parallel and anti-parallel to the field - are stable. They can encode the bits 0 and 1. Switching between 
them requires simply flipping the spin without physically moving the charge in space and causing a 
current flow. This can reduce energy dissipation significantly. 
 
In this paper, we first show rigorously how a universal Boolean logic gate (the NAND gate) can be 
realized based on this idea. Although the basic idea was proposed many years ago2, this is the first 
rigorous quantum mechanical calculation establishing the gate’s truth table. Next, we present an estimate 
of the energy dissipated during switching this gate. The energy dissipated is found to be the minimum 
allowed by the laws of thermodynamics, namely the Landauer-Shannon limit3.  
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2. A single spin Boolean NAND gate. 
 
Consider a linear array of three single electron containing quantum dots shown in Fig. 1. The quantum 
mechanical wavefunctions of electrons in nearest neighbor dots overlap in space causing exchange 
coupling between them. A weak global magnetic field makes the spin polarization in each dot bistable, 
because the polarization can be either parallel or anti-parallel to the global field. These two stable 
polarizations encode the classical binary bits 1 and 0, respectively.  
 
The two peripheral dots A and C host the two input bits and the central dot B hosts the output bit. Input 
data are provided by orienting the spins in A and C in the desired directions (parallel or anti-parallel to 
the global magnetic field) with local magnetic fields generated by local inductors, as in magnetic random 
access memory (MRAM) chips. These inductors are wrapped around the input dots and might be realized 
with carbon nanotubes.  We will show that when the system is in the ground state, the output spin 
polarization in dot B always conforms to the NAND function of the input spins in dots A and according to 
the truth table of a NAND gate: 
Table I: Truth Table of the NAND gate 
Input 1 (A) Input 2 (C) Output (B) 
1 1 0 
0 0 1 
0 1 1 
1 0 1 
 
The output can be read with a variety of techniques that are capable of single spin detection4-6.  
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Input 1 Input 2 Output 
(a) 
(b) 
(c) 
(d) 
Spin wire with fan-out 
(e) 
Global 
magnetic 
field 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1: A single spin NAND gate: An array of 3 spin polarized single electrons, each housed in a 
quantum dot, realizes the NAND gate when the entire array is placed in a static magnetic field and 
allowed to relax to the thermodynamic ground state. Wavefunctions of nearest neighbor electrons overlap 
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(see row (a)) resulting in nearest neighbor exchange coupling. The two peripheral spins A and C are 
input bits and the central spin B is the output bit. Downspin polarization (parallel to the static magnetic 
field) corresponds to logic bit 1 and upspin (anti-parallel to the magnetic field) to logic bit 0. When the 
spin polarizations in dots A and C are aligned to conform to the desired input bits, and the system is 
allowed to relax to the ground state, the spin polarization in dot B always corresponds to the NAND 
function of the inputs. Shown in Figs. 1(a) – 1(d) are the spin configurations in all three dots 
corresponding to the four possible input combinations of a primitive NAND gate. Fig. 1(e) shows a “spin 
wire” [with fan out] in which the spin signal is replicated in every other dot. To transmit signal 
unidirectionally along a spin wire, clock pads are interposed between every dot pair. The voltages at 
these pads are raised sequentially using a 3-phase clock to ferry the spin signal unidirectionally. The 
clock pads are not shown explicitly in Fig. 1(e) for the sake of clarity. 
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3. Theory 
 
If the charging energy (intradot Coulomb repulsion) within each dot is sufficiently strong, then at half-
filling (1 electron per dot), then the Hubbard Hamiltonian representing the 3-spin array in Fig. 1 will 
reduce to the simple Heisenberg Hamiltonian7, 8.   
 ( )
input dots
inputs global
Heisenberg ij zi zj ij xi xj yi yj zi zi zi zi
ij ij i
H J J hσ σ σ σ σ σ σ σ⊥
< > < >
= + + + +∑ ∑ ∑ ∑  h  
where the σ -s are Pauli spin matrices. We assume that the lowest orbital states in the quantum dots are 
occupied. If excitation to the higher orbital states is not accompanied by spin flip, then the higher states 
do not matter in the ensuing analysis, since logic bits are encoded in the spin and not the orbital quantum 
number. Even if the rate of transition between orbital states is moderately high9, the rate of spin flip is still 
very small10, indicating that most excitations are not accompanied by spin flips. Consequently, the excited 
states are not important in our context and we do not have to consider them. We adopt the convention that 
the direction of the local and the global magnetic fields is the z-direction. The last two terms in the above 
equation account for the Zeeman energies associated with these fields. The first two terms account for 
exchange interaction between nearest neighbors (the angular brackets denote summation over nearest 
neighbors). We will assume the isotropic case when ijJ
⊥  = ijJ
  = J, where J is the exchange energy, which 
is non-zero if the wavefunctions in dots i and j overlap in space.  
 
The spins in the quantum dots are polarized in either the +z or –z direction (because of the global and 
local magnetic fields), which we designate as “upspin” (    ) and “downspin” (     ) states, respectively. We 
will assume that the upspin state (aligned anti-parallel to the global magnetic field) encodes bit 0 and 
downspin state (parallel to the global field) encodes bit 1.  
 
 6
The 3-spin basis states representing the spin configurations in the 3-dot array are 
, , , , , , ,↓↓↓ ↓↓↑ ↓↑↓ ↓↑↑ ↑↓↓ ↑↓↑ ↑↑↓ ↑↑↑  where the first entry is the spin 
polarization in dot A, the second in dot B and the third in dot C.  These eight basis functions form a 
complete orthonormal set. The matrix elements | |m Heisenberg nHφ φ< >  are given in the matrix below, 
where the φm,n are the 3-electron basis states enumerated above. 
 
2 3 0 0 0 0 0 0 0
0 2 0 0 0 0
0 2 2 0 2 0 0 0
0 0 0 0 2 0 0
0 0 2 0 0 0 0
0 0 0 2 0 2 2 0
0 0 0 0 0 2 0
0 0 0 0 0 0 0 2
A C
A C
A C
A C
A C
A C
A C
A C
J h h Z
h h Z J
J J h h Z J
h h Z J
J h h Z
J J h h Z J
J h h Z
0
3J h h Z
− − −
− + −
− − − −
− + +
− −
− + + +
− +
+ + +
⎛ ⎞⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠
 
In the above matrix, 2Z is the Zeeman splitting energy in any dot caused by the global magnetic field, 
while 2hA and 2hC are Zeeman splitting energies in the input dots due to the local magnetic fields that 
write input data. If the local magnetic field is in the same direction as the global field and writes bit 1, 
then the corresponding h is positive; otherwise, it is negative. The quantity J is always positive (to 
guarantee that the singlet state composed of two coupled electrons has lower energy than the triplet state, 
as it should be). 
 
In the Appendix, we tabulate the 8 eigenenergies En (n = 1....8) and the corresponding eigenstates 
 1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8[ , , , , , , , ]
n n n n n n n n
n
n n n n n n n n
c c c c c c c c
c c c c c c c c
ψ = ↓↓↓ + ↓↓↑ + ↓↑↓ + ↓↑↑ + ↑↓↓ + ↑↓↑ + ↑↑↓ + ↑↑↑
=
 
of the 3-dot system obtained by evaluating the eigenvalues and eigenvectors of the above 8×8 matrix. 
This exercise has been carried out for four cases: hA= ±h and hC = ±h, which correspond to the four 
possible input combinations, and therefore the four entries in the truth table of the NAND gate. 
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In the Appendix, we also show that if we apply sufficiently strong local magnetic fields to orient the spins 
in input dots A and C to the desired directions (i.e. |hA|=|hC|=h >> J, Z), and allow the system to relax to 
the ground state, then the spin polarization in the output dot B will always represent the result of NAND 
Boolean logic operation on the input bits. In other words, the 3-dot system realizes a NAND gate 
whenever it is in the ground state. Ground state relaxation is the central idea in some types of artificial 
neural networks and similar ideas are found in other contexts11 as well. Of course, applying local 
magnetic fields exclusively to specific quantum dots that host input bits is difficult and requires 
sophisticated shielding techniques and extreme spatial resolution. We visualize using spin polarized 
scanning tunneling microscope tips for this purpose, which can concentrate a magnetic field over a single 
quantum dot. A magnetic shield can be wrapped around each dot for further field containment. This is a 
difficult engineering challenge but not unachievable because of any fundamental physical laws. 
 
Once the NAND gate is realized, we need only one other component to implement any arbitrary Boolean 
logic circuit. That element is a “spin wire” which will ferry spin signal unidirectionally from one gate to 
another. A spin wire consists of a linear array of quantum dots with clock pads between them [Fig. 1(e)]. 
When the clock signal at a given pad is high, the potential barrier between the two flanking dots is 
lowered, and their resident electrons are exchange coupled. This renders their spins anti-parallel12. 
Therefore, by sequentially clocking the barriers, we can replicate the spin bit in every other dot and 
transmit the spin signal along the wire unidirectionally13. A 3-phase clock is required for this purpose13. 
 
4. Gate errors 
 
It is the natural tendency of any physical system to relax to the ground state, which is the basis of the 
NAND operation. However, once a system relaxes to ground state, it need not stay there forever. If it gets 
out of the ground state, and it does because of noise and fluctuations14, it will produce wrong results and 
cause errors in computation. We will compute this error probability next. 
 8
Consider a system which is thermodynamically coupled to its environment that allows it to relax to the 
ground state. Once the system has attained equilibrium with the environment, the probability of finding it 
in any particular state is given by the Fermi-Dirac occupation probability. This probability is not unity for 
the ground state, implying that the system does not have to remain in the ground state in perpetuity. If we 
approximate the Fermi Dirac statistics with the Boltzmann statistics, then the ratio of the probabilities of 
the gate being in an excited state and the ground state is exp[-(Eexcited – Eground)/kT]. We can call this the 
error probability Perror associated with being in the excited state, since straying from the ground state 
causes an error in the result. The total error probability is the sum of Perror carried out over all excited 
states. We will call this total error probability the intrinsic gate error probability pi since it accrues from 
the intrinsic dynamics of the gate (thermodynamics). In order to calculate pi, we must first find the energy 
differences between the ground state and the excited states. Since the ground state and the excited state 
energies depend on the input bits, we have to consider all four input combinations. Referring to the 
energy eigenstates tabulated in the Appendix, we find: 
 
Case I – when inputs are [1 1]: Here E1 – Eground ≈ 4J - 2Z and E2 – Eground ≈ 2h + 2Z + 2J ≈ 2h if we take 
into account the fact that h >> J, Z. Because of the last inequality, we only have to worry about the first 
excited state E1, since the second excited state E2 is far above in energy than E1.   
 
Case II - inputs are [0 0]: Here, E1 – Eground ≈ 4J + 2Z and E2 – Eground ≈ 2h - 2Z + 2J ≈ 2h if we again 
take into account the fact that h >> J, Z. Therefore, the same considerations as Case I apply and we only 
need to worry about the first excited state. 
 
Cases III and IV - inputs are [0 1] or [1 0]: In these cases also, we need to worry only about the first 
excited states as long as h >> J, Z, since the second excited states are far above in energy than the first 
excited states. Here, E1 – Eground ≈ 2Z.  
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Since the total error probability is pi = 
all excited states
errorP∑  = ≈ exp[-(E( )7 /
1
m groundE E kT
m
e− −
=
∑ 1 – Eground)/kT], we 
obtain E1 – Eground = kTln(1/pi). Considering the four cases above, it is obvious that we need two 
conditions to be fulfilled: (i) Z = (1/2)kTln(1/pi) [Case III or IV], and (ii) 4J - 2Z = 4J - kTln(1/pi) = 
kTln(1/pi) [Case I], which yields J = (1/2)kTln(1/pi). These conditions determine the values of J and Z 
required to restrict the intrinsic gate error probability to no more than pi at a temperature T. 
 
There is actually a second source of gate errors caused by random, spontaneous spin flips that occur 
outside the computation sequence because of extraneous influences (e.g., spin-orbit coupling) causing 
spin relaxation. We call the associated gate error probability the extrinsic error probability pe since it 
accrues from extrinsic factors. It is easy to see that pe = 1 – exp[-T/T1] where T is the clock period and T1 
is the spontaneous spin flip time in a single quantum dot (for a single electron uncoupled with its 
neighbors). There are reports of T1 = 170 msec – 1 sec in GaAs quantum dots10 at low temperatures and 
nearly 1 second in organic nanostructures15 at even 100 K.  
 
We emphasize that T1 is the spin relaxation time of a single electron in an isolated quantum dot that is 
uncoupled to any of its nearest neighbors. When relaxation to ground state takes place in the logic gates 
during computation, each electron is exchange coupled to its nearest neighbors. This relaxation is 
governed by the many-body relaxation of coupled spins. The single particle spin relaxation can be orders 
of magnitude slower than the many body spin relaxation. This is well known in the context of the 
transverse relaxation time T2 16. Therefore, the relaxation to ground state can occur in a time much shorter 
than T1. That means that the clock frequency is not limited by 1/T1, but can be much higher. 
 
In ref. 13, we showed that the relaxation to ground state occurs when the clock signal is high and the 
nearest neighbors are coupled by exchange interaction. Therefore, the rate of relaxation to ground state is 
the many body rate 1/T1* which is much higher than the single particle rate 1/T1. When the clock signal is 
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low, the system is in the standby state, and we would not like the spin to flip spontaneously during this 
time since that would cause an error. However, in the standby state, each electron is uncoupled to its 
neighbors and hence the spin flip rate is 1/T1 << 1/T1*.  
 
The rate 1/T1* is obviously the upper limit on the clock frequency, since otherwise the relaxation to 
ground state will not be complete before the clock signal changes. The extrinsic error probability will be 
then limited by pe = 1 – exp[-T1*/T1] ≈ T1*/T1 if T1* << T1.  
 
The intrinsic and extrinsic error probabilities are not related to each other and are independent quantities. 
The net error probability that error correction schemes will have to contend with is the larger of pi and pe. 
Modern error correction algorithms can handle net error probabilities as high as 3% 17. 
 
5. Energy dissipation during switching 
 
The maximum energy dissipated during switching the NAND gate is the largest energy difference 
between any two of the four ground states corresponding to the four input combinations shown in Figs. 
1(a) – Fig. 1(d). By considering all the four ground state energies (see Appendix), the largest energy 
difference between any two ground states is 2Z (corresponding to switching between the states in Figs. 
1(a) and 1(b)), which we have just shown is kTln(1/pi). Therefore, ideally, the maximum energy 
dissipated during switching is kTln(1/pi). This is the well-known Landauer-Shannon limit3.  
 
It is interesting to note that when we switch between some of the states, (e.g. between Fig. 1(b) and 1(c)), 
the energy dissipated is less than the Landauer-Shannon limit of kTln(1/pi). This happens because of 
interactions between the spins (internal feedback) which make all 3 spins act in concert as a single entity. 
A similar situation was addressed in ref. [18]. 
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In the energy calculation, we purposely ignored the energy cost of generating the local magnetic fields 
and the energy dissipated in the clock pads. These costs can be made arbitrarily small, certainly much 
smaller than kTln(1/pi), by adopting adiabatic schemes19.  
 
6. Temperature of operation 
 
The requirement J=Z=(1/2)kTln(1/pi) will also determine the maximum temperature at which we can 
operate the logic gates if, because of technological constraints,  we are limited to specific values of J or Z 
and wish to limit pi to a specific value. With today’s technology, the exchange coupling strength J can be 
about 1 meV in semiconductor quantum dots20 and 6 meV in molecules21. Therefore, with semiconductor 
quantum dot implementation, T = 1.1 K if we want pi = 10-9, and T = 6.5 K if pi = 0.03, which is the 
maximum error probability that may be handled with the most sophisticated error correction schemes 
available today17. Conversely, if we operate at 1.1 K, then pi can be as low as 10-9 in semiconductor 
quantum dot based systems. Room temperature operation will require J = 270 meV with pi = 10-9 and J = 
46 meV with pi = 0.03. Neither value of J is achievable with semiconductor quantum dots or molecular 
magnets at present, which unfortunately precludes room temperature operation with present day 
technology. Future technological advances may make room temperature operation feasible. 
 
If we operate at 1.1 K with pi =10-9, then Z = gμBB global = kTln(1/pi) = 1 meV. Here, g is the g-factor of the 
quantum dot material and Bglobal is the magnetic flux density of the global magnetic field. We can make 
Bglobal small by using materials with large g-factors. If we use InSb1-xNx, as the quantum dot material, 
which is predicted to have a g-factor of 900 , then B22 global = 0.04 Tesla if Z = 1 meV.  
 
The local magnetic fields needed to write input bits in dots A and C need to be approximately 10 times 
larger than the global field (see Appendix). Therefore, the local field strengths need not exceed 0.4 Tesla, 
which should be within reach of magnetic random access memory technology23. 
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 Finally, one concern is that using a material with giant g-factor may adversely affect the spin flip time. 
But it will affect T1 and T1* almost equally. Therefore, the extrinsic error probability pe = T1*/T1, will not 
change by much. If T1* goes down, then the maximum clock frequency 1/T1* will increase 
commensurately. 
 
7. Conclusion 
 
We have shown that a simple linear array of 3 spins in quantum dots, with nearest neighbor exchange 
coupling, realizes the universal classical Boolean NAND gate, if placed in a global dc magnetic field and 
allowed to relax to the thermodynamic ground state. Recent advances in single spin electronics, allowing 
control over single electrons24-26, has brought us close to the realization of such computing elements. The 
energy dissipated during switching between states is kTln(1/pi). With pi as low as 10-9, this energy is ~21 
kT which is much better than the 40,000 – 50,000 kT dissipated in present day transistor based gates27. A 
serious drawback however is that the temperature of operation is ~ 1 K due to present constraints in 
quantum dot technology. At this temperature, the energy dissipated during switching is ~ 3×10-22 Joules if 
pi = 10-9. This can extend Moore’s law easily into the next few decades. We also point out that realization 
of these gates does not require phase coherence of spin, which is difficult to preserve over long times, 
even at low temperatures. This paradigm is completely classical unlike quantum computing; therefore, 
these gates are considerably easier to implement than quantum gates. 
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APPENDIX_________________________________________________________________ 
 
 
We tabulate below the 8 many-body eigenenergies (En) and the eigenstates ( nψ ) of the 3-spin array for 
the four cases corresponding to the four input combinations shown in Figs. 1(a) – 1(d). 
 
Case I: hA = hC = h>0: This is the case when the input bits are [1 1] and the situation corresponds to Fig. 
1(a) [the first entry in the truth table of the NAND gate]. The 8 eigenenergies En and eigenstates nψ are: 
 
Table A1: Eigenenergies and eigenstates when the inputs are [1 1] ; hA = hC = h>0. 
 
Eigenenergies (En) Eigenstates ( nψ ) 
- J – h – Z - Δ1 [0, 2/β1, α1/(Jβ1), 0, 2/β1, 0, 0, 0] 
2J - 2h - 3Z [1, 0, 0, 0, 0, 0, 0, 0] 
- J + h + Z - Δ2 [0, 0, 0, 2/β3, 0, - α3/(Jβ3), 2/β3, 0] 
-Z [0, 1/ 2 , 0, 0, -1/ 2 , 0, 0, 0] 
Z [0, 0, 0, -1/ 2 , 0, 0, 1/ 2 , 0] 
- J – h – Z + Δ1 [0, 2/β6, α6/(Jβ6), 0, 2/β6, 0, 0, 0] 
- J + h + Z + Δ2 [0, 0, 0, 2/β7, 0, - α7/(Jβ7), 2/β7, 0] 
2J + 2h + 3Z [0, 0, 0, 0, 0, 0, 0, 1] 
 
where 
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( )
( )
( )
2 2
1
2 2
2
1 1
3 2
6 1
7 2
2
8
8
/ 8n n
h J J
h J J
J h
J h
J h
J h
J
α
α
α
α
β α
Δ = + +
Δ = − +
= − − − Δ
= − + Δ
= − − + Δ
= − − Δ
= +
 
Note that the eigenenergies En depend on Z, but the eigenstates nψ do not. In Table A1, the eigenenergies 
are arranged in ascending order (i.e. the first entry is the ground state and the last entry is the highest 
excited state), provided h >> J and J > Z/2. The last inequality ensures that 
 , 12  -  2  -  3 -  -   -   -   J h Z J h Z> Δ
which guarantees that the first excited state is higher in energy than the ground state. We now address 
why we need h >> J. 
 
Note that the ground state wavefunction is the entangled state 
 11 1
1 1 1
2 2
ground J
αψ β β β= ↓↓↑ + ↓↑↓ + ↑↓↓  
However, when the inputs are [1, 1], or [ ], we want the output to be [0], or [,↓ ↓ ↑ ] since this is the 
situation shown in Fig. 1(a). Therefore, the desired ground state is the unentangled state 
 11desiredψ = ↓↑↓ = ↓ ⊗ ↑ ⊗ ↓  
 
Obviously, we can make 11groundψ ≈ 11desiredψ if 
 
( )2 21 8 1
2 2
h J h J J
J J
α + + + +=    
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i.e. if h >> J.  In other words, the 3-spin configuration in Fig. 1(a) will become the ground state if we 
make h >> J. In that case, whenever we apply the inputs [1, 1] to the input dots A and C and let the 
system relax thermodynamically to the ground state (by emitting phonons, etc.), it will reach the state in 
Fig. 1(a) where the output bit (in dot B) will be [0] and we will have realized the first entry in the truth 
table of the NAND gate. 
Case II: hA = hC = - h<0: This is the case when the input bits are [0 0] and the situation corresponds to 
Fig. 1(b). In this case, the eigenenergies and eigenstates are obtained by replacing the quantity h in Table 
S1 with –h.  
 
Table A2: Eigenenergies and eigenstates when the inputs are [0 0]; hA = hC = -h<0 
 
Eigenenergies Eigenstates 
- J – h + Z - Δ1 [0, 0, 0, 2/β1, 0,  α1/(Jβ1), 2/β1, 0] 
2J - 2h + 3Z [0, 0, 0, 0, 0, 0, 0, 1] 
- J + h - Z - Δ2 [0, 2/β3, -α3/(Jβ3), 0, 2/β3, 0, 0, 0] 
-Z [0,- 1/ 2 , 0, 0, 1/ 2 , 0, 0, 0] 
Z [0, 0, 0, -1/ 2 , 0, 0, 1/ 2 , 0] 
- J – h + Z + Δ1 [0, 0, 0, 2/β6, 0, α6/(Jβ6), 2/β6, 0] 
- J + h - Z + Δ2 [0, 2/β7, -α7/(Jβ7), 0, 2/β7, 0, 0, 0] 
2J + 2h - 3Z [1, 0, 0, 0, 0, 0, 0, 0] 
 
 
For this case, the ground state wavefunction is the entangled state 
00 1
1 1 1
2 2
ground J
αψ β β β= ↓↑↑ + ↑↓↑ + ↑↑↓  
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whereas the desired state shown in Fig. 1(b) is the unentangled state 
00
desiredψ = ↑↓↑ = ↑ ⊗ ↓ ⊗ ↑  
Once again, we can make 00groundψ ≈ 00desiredψ if we make |α1/2J| >> 1, or h >> J. Then, if we apply inputs [0 
0] to dots A and C, and let the system relax to the ground state, dot B will have output [1] corresponding 
to Fig. 1(b), and we will have realized the second entry in the truth table of the NAND gate. All we need 
for this to happen is h >> J. 
 
Case III: - hA = hC = h>0: This is the case when the input bits are [0 1] and the situation corresponds to 
Fig. 1(c). In this case, the eigenenergies and eigenstates are more complicated and given in Table A3.  
 
Table A3: Eigenenergies and eigenstates when the inputs are [0 1]; -hA = hC = h >0 
 
 
Eigenenergies Eigenstates 
( )4 32 / 3 3 / 2J Z iθ θ− − − +  (1) 2 (1) (1) (1) (1)3 4 1 4 4[0, /( ), 2 /( ),0, 4 / ,0,0,0]J Jπ π π π π  
( )4 32 / 3 3 / 2J Z iθ θ− − + +  (2) 2 (2) (2) (2) (2)3 4 1 4 4[0,0,0, /( ),0, 2 /( ), 4 / ,0]J Jπ π π π π  
( )4 32 / 3 3 / 2J Z iθ θ− − − −  (3) 2 (3) (3) (3) (3)3 4 1 4 4[0, /( ), 2 /( ),0, 4 / ,0,0,0]J Jπ π π π π  
( )4 32 / 3 3 / 2J Z iθ θ− − + −  (4) 2 (4) (4) (4) (4)3 4 1 4 4[0,0,0, /( ),0, 2 /( ), 4 / ,0]J Jπ π π π π  
2 3J Z−  [1,0, 0, 0, 0, 0, 0 , 0] 
2 3J Z+  [0, 0, 0, 0, 0, 0, 0 ,1] 
4 2 / 3J Zθ − −  (7) 2 (7) (7) (7) (7)3 4 1 4 4[0, /( ), 2 /( ),0, 4 / ,0,0,0]J Jπ π π π π  
4 2 / 3J Zθ − +  (8) 2 (8) (8) (8) (8)3 4 1 4 4[0,0,0, /( ),0, 2 /( ), 4 / ,0]J Jπ π π π π  
 
where, 
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1/3
2 6 4 2
1 9( / ) 10 3 3( / ) 12( / ) 69( / ) 27J h J i h J h J h Jθ ⎡ ⎤= − + + + +⎣ ⎦  
2
2
2
1
4 ( / ) 7 / 3
3
J h Jθ θ ⎡ ⎤= − +⎣ ⎦  
1 2 1
3
2 3 22 Im
3 2 3
iθ θ θθ ⎛ ⎞= + = ⎜ ⎟⎝ ⎠  
1 2 1
4
2 3 22 Re
3 2 3
θ θ θθ ⎛ ⎞= − = ⎜ ⎟⎝ ⎠  
 
(1)
1 4 / 2 2 / 3 2 ( 3 / 2)J h i 3π θ θ= − − + +  
(1)
2 4 / 2 2 / 3 ( 3 / 2)J Z i 3π θ θ= − − − +  
( )2(1) (1) (1) 2 23 2 22 4 2 4 2Z J h Jh JZ J Z hZπ π π⎡ ⎤= + + + + + − + +⎣ ⎦  
 
(2) (1)
1 1π π=  
(2) (1)
2 2 2Zπ π= +  
( )2(2) (2) (2) 2 23 2 22 4 2 4 2Z J h Jh JZ J Z hZπ π π⎡ ⎤= + − + + + − − + −⎣ ⎦  
 
(3) (1)
1 1 3i 3π π θ= −  
(3) (1)
2 2 33iπ π θ= −
2
 
( )2(3) (3) (3) 2 23 2 22 4 2 4Z J h Jh JZ J Z hZπ π π⎡ ⎤= + + + + + − + +⎣ ⎦  
 
(4) (2)
1 1 3i 3π π θ= −  
(4) (2)
2 2 3i 3π π θ= −  
( )2(4) (4) (4) 2 23 2 22 4 2 4 2Z J h Jh JZ J Z hZπ π π⎡ ⎤= + − + + + − − + −⎣ ⎦  
 
( )
(7)
1 4
(7)
2 4
2(7) (7) (7) 2 2
3 2 2
2 / 3 2
2 / 3
2 4 2 4
J h
J Z
2Z J h Jh JZ J Z hZ
π θ
π θ
π π π
= − +
= − −
⎡ ⎤= + + + + + − + +⎣ ⎦
 
( )
(8) (7)
1 1
(8) (7)
2 2
2(8) (8) (8) 2 2
3 2 2
2
2 4 2 4
Z
2Z J h Jh JZ J Z hZ
π π
π π
π π π
=
= +
⎡ ⎤= + − + + + − − + −⎣ ⎦
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1
2 2 2( ) ( )
3 1( )
4 4 2
4
16
n n
n
J J
π ππ
⎡ ⎤⎡ ⎤ ⎡ ⎤⎣ ⎦ ⎣ ⎦⎢ ⎥= + +⎢ ⎥⎣ ⎦
      (n = 1……8). 
 
The ground state wavefunction is given by the entangled state 
  
(1) (1)
01 3 1
2 (1) (1) (1)
4 4 4
2 4
ground J J
π πψ π π π= ↓↓↑ + ↓↑↓ + ↑↓↓  
whereas the desired state shown in Fig. 1(c) is the unentangled state 
01
desiredψ = ↑↓↓ = ↑ ⊗ ↓ ⊗ ↓  
Once again, we can make 01groundψ ≈ 01desiredψ if we make h >> J. Therefore, if we apply inputs [0 1] to dots 
A and C and let the system relax to the ground state, dot B will have output [1] corresponding to Fig. 
1(c), and we will have realized the third entry in the truth table of the NAND gate.  
 
Case IV: - hA = hC = - h<0: This is the case when the input bits are [1 0] and the situation corresponds to 
Fig. 1(d). The eigenenergies do not change from Table A3 since they depend on  and are therefore 
insensitive to the sign of h. However, the eigenstates are sensitive to the sign of h and change. The eight 
eigenstates can be found by replacing 
2h
( )q
pπ  by ( )ˆ qpπ  where, 
( ) ( )ˆ ( ) ( )    ( =1...4, =1...8)q qp ph h p qπ π= − .  
 
The ground state wavefunction is given by the entangled state 
(1) (1)
10 3 1
2 (1) (1) (1)
4 4 4
ˆ ˆ2 4
ˆ ˆ ˆground J J
π πψ π π π= ↓↓↑ + ↓↑↓ + ↑↓↓  
while the desired state shown in Fig. 1(d) is the unentangled state 
10
desiredψ = ↓↓↑ = ↓ ⊗ ↓ ⊗ ↑  
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It is easy to check that we can make 10groundψ ≈ 10desiredψ  if we make h >> J. Therefore, if we apply inputs [1 
0] to dots A and C and let the system relax to the ground state, dot B will have output [1] corresponding 
to Fig. 1(d), and we will have realized the fourth and final entry in the truth table of the NAND gate.  
 
In conclusion, what we have shown here is that if we place a 3-spin array with nearest neighbor exchange 
coupling in a dc magnetic field, and align the spins in the two peripheral dots (designated as input ports) 
with sufficiently strong local magnetic field Blocal such that the Zeeman splitting in the inputs dots 2h = 
gμBB local is much larger than  2J, then the spin polarization in the output (central) dot will always conform 
to the NAND function of the two inputs, once the array relaxes to the thermodynamic ground state. This 
realizes a “single-spin-NAND-gate”. 
 
One final issue that needs to be resolved is the following. In order for the NAND gate to work correctly, 
we need that h >> J. How large should the ratio h/J be? Note from Table A1 that the ground state 
approaches the unentangled state ↓↑↓  if 1 1 1/( ) 1 and 2 / 0.Jα β β→ → Let us define 
2 2
1 1 1/( )  and  2/P J P Pα β↓↑↓ ↓↓↑ ↑↓↓= = = 1 1/( )Jβ sinceα β is the amplitude of the ↓↑↓  component 
and 12 / β is the amplitude of the  or ↓↓↑ ↑↓↓  components in the ground state. In Fig. A1, we plot 
these quantities as a function of the ratio h/J. Note that 1 1 1/( ) 1 and 2 / 0Jα β β→ →  when h/J ≥ 10. 
Therefore, in Case I, we need h/J ≥ 10 to make the ground state nearly indistinguishable from the 
unentangled state ↓↑↓ . 
 
In Figs. A2, A3 and A4, we plot the equivalent quantities for Cases II, III and IV, respectively. Once 
again, we find that ensuring h/J ≥ 10 is sufficient.  
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Fig A1: Probabilities as a function of the ratio h/J when the inputs bits are [1 1] 
 
 Fig A2: Probabilities as a function of the ratio h/J when the inputs bits are [0 0] 
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Fig A3: Probabilities as a function of the ratio h/J when the inputs bits are [0 1] 
 
Fig A4: Probabilities as a function of the ratio h/J when the inputs bits are [1 0] 
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Therefore, in all cases, it is adequate to have the strengths of the local magnetic fields writing inputs bits 
no more than 10 times stronger than the global magnetic field. If the global magnetic flux density is 0.04 
Tesla, it is sufficient to have the local magnetic flux density 0.4 Tesla. 
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